Freescale Semiconductor DSP56364 Manual de usuario Pagina 73

  • Descarga
  • Añadir a mis manuales
  • Imprimir
  • Pagina
    / 184
  • Tabla de contenidos
  • MARCADORES
  • Valorado. / 5. Basado en revisión del cliente
Vista de pagina 72
ESAI Programming Model
DSP56364 24-Bit Digital Signal Processor Users Manual, Rev. 2
Freescale Semiconductor 6-9
Figure 6-3 ESAI Clock Generator Functional Block Diagram
6.3.1.2 TCCR Transmit Prescaler Range (TPSR) - Bit 8
The TPSR bit controls a fixed divide-by-eight prescaler in series with the variable prescaler. This bit is
used to extend the range of the prescaler for those cases where a slower bit clock is desired. When TPSR
is set, the fixed prescaler is bypassed. When TPSR is cleared, the fixed divide-by-eight prescaler is
FLAG0 OUT
(SYNC MODE)
FLAG0 IN
(SYNC MODE)
SCKR
SCKT
RCKD
TCKD
SYN=1
SYN=0
RCLOCK
TCLOCK
INTERNAL BIT CLOCK
SYN=1
RSWS4-RSWS0
TSWS4-TSWS0
RX WORD
LENGTH DIVIDER
TX WORD
LENGTH DIVIDER
RX SHIFT REGISTER
TX SHIFT REGISTER
DIVIDE
BY 2
PRESCALE
DIVIDE BY 1
OR
DIVIDE BY 8
DIVIDER
DIVIDE BY 1
TO DIVIDE BY
256
TPSR TPM0 - TPM7
RX WORD
CLOCK
TX WORD
CLOCK
SYN=0
DIVIDE
BY 2
PRESCALE
DIVIDE BY 1
OR
DIVIDE BY 8
DIVIDER
DIVIDE BY 1
TO DIVIDE BY
256
F
OSC
RPSR RPM0 - RPM7
RHCKD=1
RHCKD=0
HCKR
RHCKD
DIVIDER
DIVIDE BY 1
TO DIVIDE BY
16
RFP0 - RFP3
F
OSC
THCKD=1
THCKD=0
HCKT
THCKD
DIVIDER
DIVIDE BY 1
TO DIVIDE BY
16
TFP0 - TFP3
Notes:
1. F
OSC
is the DSP56300 Core internal clock frequency.
INTERNAL BIT CLOCK
Vista de pagina 72
1 2 ... 68 69 70 71 72 73 74 75 76 77 78 ... 183 184

Comentarios a estos manuales

Sin comentarios